Looking for logic design and verification engineers for low power, high performance and cutting edge SoCs • Join the SoC team and participate in definition of the system level design, integration and verification requirements • Take part in ramping-up an advanced random verification environment • Implementation, simulation and debugging of system scenarios
• BSc. In Electrical engineering • Experience in RTL coding • Good communication & teamwork skills • Experience in random verification and functional coverage – Advantage • Experience in full chip level verification – Advantage • Experience in standard verification languages and methodologies (OVM/UVM, System verilog) – Advantage
Engineering – Electrical, Electronics, Mechanical
For full details of this and many other job opportunities please click here.